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Abstract-In this paper Static Induction Transistor CMOS is ana- 
lyzed by a circuit simulation method. According to the results, the 
propagation delay time of the SIT CMOS could be represented as the 
ratio of the load capacitance over the transconductance. The U-grooved 
structure plays an important role in the fabrication of MOS SIT with 
large transconductance and small parasitic capacitance. U-grooved SIT 
CMOS has been fabricated by anisotropic plasma etching, and its 
switching speed has been evaluated by a 31-stage ring oscillator. A 
minimump-r product of 3 fJ/gate has been obtained for a design rule 
of I-pm channel length. A minimum propagation delay time of 49 
ps/gate has also been obtained at a dissipation power of 7 mW/gate, 
which corresponds to a p--7 product of 350 fJ/gate. 
I. INTRODUCTION 
HE static induction transistor (SIT), which has non- T saturating current versus voltage characteristics just 
like a vacuum triode tube, was invented by Nishizawa and 
Watanabe in 1950 [ 11. The operating mechanism of the 
SIT is based upon the barrier height control of injecting 
carriers from the source to the channel by the electrostatic 
induction effect [2], [3]. The drain current of the SIT 
changes exponentially under the gate and drain voltages, 
in contrast to the “Analog Transistor” which was ex- 
pected by Shockley in 1952 to follow the space-charge 
conduction law [4]. 
At first, the SIT was used in audio amplifiers, and the 
development of the SIT has led to other applications in 
electric power supplies, microwave communication [5], 
[6], and thyristors [7]-[9]. 
When integrated circuits are designed with SIT as an 
active device, they are able to operate with extremely high 
speed and low power. A type of SITL which is equivalent 
to integrated injection logic (12L) was realized in 1975 
[IO]. At present, the minimump-r product has been low- 
ered to 0.2 fJ/gate [ 113, and a propagation delay time less 
than 1 ns has been achieved by a molybdenum Schottky 
gate SITL designed with 3 pm rule [ 121. An SITL equiv- 
alent of current mode logic (CML) can be built as well 
~ 3 1 .  
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A N D  TETSU TANAKA 
In junction gate SITL’s, the excess minority carrier in- 
jection limits the switching speed. In the metal-oxide- 
semiconductor (MOS) gate structure or the Schottky gate 
structure, there are no storage effects of minority carriers. 
Therefore, extremely high-speed operation is possible. 
The MOS SIT has exponential I-V characteristics in 
contrast to the punch-through MOSFET of Richman 
which operates under the space-charge conduction law 
[ 141. According to recent data from MOS SIT IC, a min- 
imum propagation delay time of 75 ps/gate and a minimum 
p - r  product of 2 fJ/gate have already been achieved [15]. 
Moreover, a minimum p-r  product of 0.3 fJ/gate and a 
minimum dissipation power of 1.7 pW/gate have been 
obtained in planar SIT CMOS IC’s [ 161. To improve the 
switching speed of the SIT CMOS, the U-grooved struc- 
ture is one of the appropriate structures [ 171. 
In this paper, we present a circuit simulation method to 
analyze the operation of the SIT CMOS and then explain 
the preparation of the U-grooved SIT CMOS device. 
11. CIRCUIT S~MULATION 
In order to design the SIT CMOS IC for high-speed and 
low-power operation, it must be made clear as to what 
device parameters influence the propagation delay time of 
the device. 
One of the useful methods for this purpose is circuit 
simulation by discrete devices and elements such as MOS 
SIT’S, resistors, and capacitors. Of course, computer sim- 
ulation is a popular method for analyzing circuits and de- 
vices, but accurate treatment for large signal operation is 
not so simple. Also, the results are dependent upon the 
accuracy of modeling. Therefore it is useful to allow the 
simulated circuits to be operated with large signals, even 
though the circuits have time constants greater than the 
fabricated devices. In these circuits, equivalent device pa- 
rameters can easily be changed by resistors and capacitors 
externally connected to evaluate the dominant device pa- 
rameter. Accordingly, we can design the integrated cir- 
cuits by taking advantage of the results from circuit sim- 
ulation in Section 11-B. 
A .  Circuit Diagram 
A basic SIT CMOS circuit composed of an n-channel 
MOS SIT and a p-channel MOS SIT is shown in Fig. l(a).  
To vary device parameters, source resistors R,,s, RPs; gate 
resistors RnG, RpG; and a load capacitor C, can be con- 
nected externally as shown in Fig. l(b). 
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Fig. I .  Circuit diagram for simulation using discrete devices and ele- 
ments. 
These devices and elements are assembled on a teflon- 
glass substrate using microstrip lines to transmit electrical 
pulses. An input signal is supplied from a pulse generator 
through an impedance matching circuit and an output sig- 
nal is observed by an oscilloscope through a source-fol- 
lower buffer. The propagation delay time, the rise time, 
and the fall time are measured under various conditions. 
I 
0 IO 20 30 40 
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Fig. 2 .  Circuit simulation of propagation delay time versus external load 
capacitance. 
B. Measurements 
The relation between the propagation delay time and 
the external load capacitance C, is given in Fig. 2.  The 
propagation delay time increases with the external load 
Capacitance. Thus the load capacitance, which is an input 
capacitance of the next stage in the integrated circuit, must 
be reduced for the fast operation. The extended value CLo 
where the propagation delay time becomes zero means that 
the load capacitance CL corresponds to the input capaci- 
tance of the source-follower buffer. 
The propagation delay time related to the external 
source resistance is shown in Fig. 3. The propagation de- 
lay time that the n-channel transistor changes to its on- 
state is designated here as "n-on time." Similarly, the 
propagation delay time that the p-channel transistor 
changes to its on-state is designated as "p-on time.'' 
When the external source resistance Rns is connected to 
the n-channel transistor, the n-on time increases as the 
resistance becomes larger (Fig. 3(a)). However, the p-on 
time remains unchanged. With the external source resis- 
tance Rps connected to the p-channel transistor, the p-on 
time increases while the n-on time is constant (Fig. 3(b)). 
A comparison between the above two figures shows that 
the transistor which changes from the off-state to the on- 
state dominates the propagation delay time of the CMOS 
circuit. The increase in the external source resistance de- 
creases the effective transconductance of the transistor. 
The effective transconductance G,', is expressed by 
Grn G' = 
rn 1 + Gff,R,s(orRps) 
where G, is the intrinsic transconductance of the transis- 
tor. When the value of Rns (or Rps)  is much smaller than 
the value of 1 /Gm,  G6 is nearly equal to G,,,. On the other 
hand, when the value of Rf,,y (or  RPs) becomes larger, 
G,', approaches 1 /Rns (or  Rps). As the source resistance 
of the SIT is further reduced to a value lower than that of 
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Fig. 3 .  Circuit simulation of propagation delay time versus external source 
resistance. 
the regular FET, the former can be regarded as the oper- 
ating condition of the SIT and the latter as that of the 
FET, as shown in Fig. 3. 
Fig. 4 shows the relation between the propagation delay 
time and 1 /G,,,, where G,,, is estimated from the I-V char- 
acteristics of the transistor. The dotted line which indi- 
cates the total load capacitance CLo divided by the trans- 
conductance G,,, shows good agreement with the measured 
values. Thus it becomes clear that the improvement of the 
transconductance is important for high-speed operation. 
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Fig. 4.  Propagation delay time versus reciprocal of measured transcon- 
ductance. 
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Fig. 5 .  Circuit simulation of propagation delay time versus external gate 
resistance. 
Fig. 5 shows the relation of the propagation delay time 
versus the external gate resistance. As the gate resistance 
increases, the propagation delay time increases. The ex- 
tended value r&, where the two dotted lines are crossing, 
corresponds to the internal gate series resistance. Parasitic 
resistances such as the internal gate series resistance and 
the parasitic capacitances in the devices must be reduced 
for fast switching speed. 
111. PREPARATION OF THE U-GROOVED SIT CMOS 
The U-grooved structure plays an important role in the 
fabrication of the MOS SIT with large transconductance 
and small parasitic capacitance [ 181. This structure has 
not only small capacitance but also can be built with a 
very short channel, due to the fact that it is formed ver- 
tically. While submicrometer resolution is difficult by 
conventional photolithography using visible light, the 
precision of depth-wise processing can be determined by 
the deposition or the etching rate. Thus the submicrome- 
ter channel length can be realized reproducibly. There 
have been lately some other technologies to realize mi- 
nute structures such as X-ray lithography or electron-beam 
lithography, but these approaches encounter some prob- 
lems such as quality of the photoresist. 
A .  Device Structure 
Fig. 6 shows a cross-sectional view of the U-grooved 
SIT CMOS inverter gate. The U grooves are formed on 
1 '  PSG 
I P. I P-I P* A n' I n- I n* I 
..P!.U ..................... U( 1 .... 
pSU6 n'BL 
Fig. 6 .  Cross-sectional view of the U-grooved SIT CMOS 
the surface of the p (100) substrate along the ( 1 0 0 )  di- 
rection at an angle of 45" from the ( 110) orientation sur- 
face. In this structure, both surface of the substrate and 
the sidewall surfaces of the grooves are formed by (100) 
planes. It is easy to design the U-grooved MOS SIT and 
the planar MOS SIT (or FET) on the same chip. As the 
U-groove depth is 0.5 pm, the surface steps caused by the 
grooves are not so large compared with the steps caused 
by the deposited films such as oxide, poly-Si, and AI. 
At the sidewall of the U groove, a gate oxide film 20 
nm in thickness is formed and the formation of self- 
aligned poly-Si gate adjacent to it takes place. 
The drain region is formed at the top of the surface, and 
the source region at the bottom of the U groove. There 
are no overlapped portions across the channel in these re- 
gions in order to reduce the bulk current which cannot be 
controlled by the gate electrode. Channels are formed in 
the epitaxial layer divided into two steps of growth to re- 
duce the thermal treatment time for the formation of the 
deep channel stoppers. To isolate the n-channel transistor 
and the p-channel transistor from each other, an n+ buried 
layer is formed in the substrate. This n+ layer prevents 
latch-up. 
Fig. 7 shows the surface SEM photograph of a 
U-grooved MOS SIT in which the A1 wiring and the pas- 
sivation oxide film are removed to clearly reveal the gate 
structure. It is seen that the gate poly-Si is just adjacent 
to the sidewall of the groove and the gate contact pad is 
formed on the field oxide film. 
In the fabrication of this structure, the design rule F is 
chosen as 3 ,  2,  1.5, and 1 pm. As the mask alignment 
margin is taken to be F / 2 ,  one inverter gate occupies an 
area of 18F x 6F. 
B. Fabrication Process 
The fabrication process of the U-grooved SIT CMOS is 
as follows: 
a) A p (100) substrate (resistivity = 8-12 Q cm) is 
used. First, 7 5 A ~ +  (does = 2 X 1015 cm-') is implanted 
for the formation of an n+ buried layer. After annealing, 
an epitaxial layer ( 5  x 1013 cm-3, 1 pm) is grown in a 
low-pressure SiC14/H, CVD system at 1100°C and 76 
torr. The channel of the n-channel transistor ( 5  X 10I2 
cm-') and its surroundings for a channel stopper ( 5  X 
lOI4 cm-2)  are implanted with "B+.  In the case of the 
p-channel transistor, implantation of 31P+ is performed. 
Afterwards, another 1 pm thick epitaxial layer is regrown 
(Fig. 8(a)). 
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PU - qroove !J / 0 in W silicide and 2 Q / 0 in Ti silicide is obtained 
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Fig. 7.  Surface SEM photograph of the U-grooved MOS SIT. 
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Fig. 8. Process sequence of the U-grooved SIT CMOS. 
b) The U-shaped groove with a depth of 0.5 ym is 
etched by PC1, anisotropic plasma etching [19] at 0.05 
torr (Fig. 8(b)). 
c) An active area including the U groove is defined and 
the field oxide film is formed by the conventional LOCOS 
method (Fig. 8(c)). 
d) The thin gate oxide film is formed by dry oxidation, 
and the poly-Si film for the gate electrode is deposited to 
a thickness of 350 nm using the SiH4/H2 CVD system. 
Impurities are deposited simultaneously by using PH3 or 
B,H6, because the poly-Si adjacent to the sidewall of the 
U groove cannot be doped sufficiently by ion implanta- 
tion. The sheet resistance of both n+ and p+ poly-Si are 
about 50 and 150 Q / U, respectively (Fig. 8(d)). 
e) The gate poly-Si film is etched by PC1, anisotropic 
plasma etching at 0.1 torr in such a way as to retain it on 
the sidewall of the U groove. To reduce the gate series 
resistance, silicide formation is effective [20]. W silicides 
or Ti silicides are formed by electron-beam evaporation 
and rapid thermal annealing. A sheet resistance of 15 
(Fig. 8(e)). 
f) The drain/source in both the n-channel transistor 
and the p-channel transistor ( 6  X l O I 5  cm-2) are im- 
planted with 3 'P+ and 49BF:, respectively, using the gate 
poly-Si as a self-aligned mask. Simultaneously, contact 
layers to the p substrate and the n+ buried layer are 
formed. 
A PSG/Si02 film with a thickness of 350 nm is depos- 
ited for passivation using a SiH,/02/PH, CVD system. 
After opening the contact holes, AI-Si is evaporated to a 
thickness of 500 nm for metallization (Fig. 8(f)). 
As mentioned above, the fabrication process of the 
U-grooved SIT CMOS is nearly identical to that of Bi- 
CMOS except for the U-groove etching process. 
The problem that arises in the fabrication of the 
U-grooved structure is the damage and contamination 
during plasma etching. For example, n-type C-V char- 
acteristic occurs at the as-etched surface even if a p-type 
substrate is used. A combined use of slight plasma etching 
with SiCI,, chemical oxidation with a HN03/HCl solu- 
tion, and light etching of oxide is very effective for re- 
moving the layer contaminated by phosphorus, etc. Fig. 
9 shows the C-Vcharacteristics of the A1 gate MOS diode 
after the above treatment. The solid line indicates the 
etched samples, and the dotted line indicates the control 
samples. A small amount of flat-band voltage shift and 
the tail characteristics are observed in the etched sample, 
but a surface-state density of about 1 X 10" eV . cm 
and a breakdown electric field of about 10 MV/cm are 
obtained. These values are sufficient to fabricate a MOS 
transistor at the etched surfaces. 
-7 
C. Electrical Characteristics 
Typical drain current versus drain voltage characteris- 
tics of the n-channel and p-channel transistors with 1 -ym 
channel width are shown in Fig. 10. Up to the current 
scale of 10 yA per division in Fig. 10(a) and (b), the drain 
current does not saturate as with a vacuum triode tube. 
Over a wide current range, the drain current increases ex- 
ponentially with increasing drain bias voltage. Thus it is 
considered that the current flow follows the mechanism of 
the barrier height control in the channel. At a current level 
of around 100 yA per division in Fig. 1O(c) and (d), the 
drain current tends to saturate due to the efiect of residual 
source series resistance. 
Fig. 11 shows the typical drain current versus gate volt- 
age characteristics related to the conductivity type of the 
poly-Si gate and the channel. The n-channel transistor 
with the n+ poly-Si gate and the p-channel transistor with 
the p+ poly-Si gate are the depletion/enhancement modes 
in which a small amount of drain current flows when the 
gate bias is equal to zero. This is due to the drain-induced 
barrier lowering (the so-called short-channel effect). 
These devices have large transconductance even at a rel- 
atively low gate bias of 2 V or less. In order to realize the 
enhancement mode in which no drain current flows when 
the gate bias is equal to zero, it is useful to apply the p+ 
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Fig. 9. C-V characteristics of the plasma-etched surface 
(a) n-channel (b) p-channel 
(c) n-channel (d) p-channel 
large current large current 
Fig. IO .  Drain current versus drain voltage characteristics of the U-grooved 
MOS SJT. 
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Fig. 11. Drain current versus gate voltage characteristics of the U-grooved 
MOS SIT. 
poly-Si gate for the n-channel transistor and the n+ poly- 
Si gate for the p-channel transistor. Due to the work func- 
tion difference between p+ poly-Si and n+ poly-Si, a po- 
tential barrier of sufficient height to cut off the drain cur- 
;lo-ll  
g 10-6 10-5 10.~ 
a POWER DISSIPATION P ( W / g a t e )  
Fig. 12.  Variation with design rules in p - r  curves of the U-grooved SIT 
CMOS: W / F  = 1 where W is the channel width and F is the design 
rule. 
rent is formed even if the gate bias is equal to zero. 
Although the enhancement mode can be realized by in- 
creasing the impurity concentration of the channel, drain 
current saturation occurs, reducing transconductance. 
All types of U-grooved MOS SIT have large transcon- 
ductance. A maximum transconductance of 106 mS /mm 
in the n-channel transistor and 100 mS/mm in the 
p-channel transistor are obtained at a drain voltage of 
1 V.  This value is at least one order of magnitude greater 
than that of the 0.8 pm gate planar MOS SIT. Therefore, 
it appears that the U-grooved SIT CMOS has a potential 
comparable to Bi-CMOS technology [2 I ] .  
In order to evaluate the switching characteristics, 31- 
stage ring oscillators have been fabricated. Fig. 12 shows 
the power dissipation versus propagation delay time ( p-r ) 
curves at varying design rules while maintaining the ratio 
of the channel width Wand the design rule F to be unity. 
As the design rule is miniaturized, the device operates 
with higher speed and lower power. At a design rule of 
1 pm, a minimum dissipation energy of 3 fJ/gate is ob- 
tained for oscillation. Also, a minimum propagation delay 
time of 49 ps/gate, which is faster than that of the bulk 
FET CMOS (221, is obtained at a dissipation power of 7 
mW/gate, which corresponds to a p-r product of 350 
fJ/gate. 
In Fig. 13, the depletion/enhancement mode device and 
the enhancement mode device are compared on the p-r 
curves. In the case of the former device, a propagation 
delay time of 180 ps/gate is obtained at a supply voltage 
of 1.5 V (36 pW),  and 0.57 V operation is confirmed, 
too. Therefore, the former device is suitable for low-volt- 
age high-speed operation. In the case of the latter device, 
a power dissipation of 9 pW is obtained at a supply volt- 
age of 1.5 V (2 .7 ns) ,  showing its suitability for low- 
power operation. 
In Fig. 14, the propagation delay time is plotted as a 
function of the reciprocal of transconductance 1 / G m ,  
where G, is estimated from the I-V characteristics of ring 
oscillators. The propagation delay time decreases in pro- 
portion to the reduction of 1 / G , n .  This result is similar to 
that of the circuit simulation as shown in Fig. 4. It is con- 
sidered that the proportionality constant 1 / G, indicates 
the effective load capacitance per stage in the ring oscil- 
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Fig. 13. Dependence of operation modes on p-7 curve of the U-grooved 
SIT CMOS. 
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Fig. 14. Propagation delay time versus reciprocal of transconductance 
lator. This effective load capacitance can be reduced by 
miniaturization. The minimum propagation delay time is 
obtained at the point where G,, becomes largest. As the 
I-Vcharacteristics tend to saturate as shown in Fig. 1O(c) 
and (d), it is important to reduce the residual source series 
resistance for the improvement of G,,,. Even if the trans- 
conductance becomes larger, however, the reduction of 
the propagation delay time tends to saturate. The reason 
for this may be attributed to the limited switching speed 
by the gate series resistance as shown by the data on cir- 
cuit simulation in Fig. 5 .  The reduction of gate series re- 
sistance is another important problem for improvement of 
the propagation delay time. 
IV. CONCLUSION 
A circuit simulation by the discrete devices and ele- 
ments which are in actual operation with large signals is 
a useful method to clarify what device parameters influ- 
ence the propagation delay time of the SIT CMOS. Ac- 
cording to the results of the circuit simulation, the prop- 
agation delay time is proportional to the load capacitance 
divided by the transconductance. Therefore, the devices 
must be designed to have a small input capacitance as well 
as a large transconductance. 
To realize the MOS SIT with large transconductance 
and small input capacitance, the U-grooved structure is 
very appropriate. In this structure, parasitic capacitances 
are small, and the reproducibility of short-channel length 
is excellent because the channel is formed depthwise. 
The U-grooved SIT CMOS is fabricated by PC13 an- 
isotropic plasma etching. The damage and contamination 
during the plasma etching is sufficiently reduced to fab- 
ricate the MOS devices by the combinated use of S ic& 
plasma etching, chemical oxidation with a HNO,/HCl 
solution and light etching of the Si02. 
The switching characteristic of the U-grooved SIT 
CMOS is measured by 31-stage ring oscillators. At the 
design rule of 1 pm, a minimum dissipation energy for 
oscillation of 3 fJ/gate is obtained. Also, a minimum 
propagation delay time of 49 ps/gate is obtained at a 
power dissipation of 7 mW /gate which corresponds to a 
p - r  product of 350 fJ/gate. As is the case with circuit 
simulations, the propagation delay time measured by the 
ring oscillator decreases in proportion to the reduction of 
l/G,,,. In order to achieve further improvement in the 
propagation delay time, the reduction of the gate series 
resistance is another problem yet to be solved. 
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